22 nm Technology Node Active Layer Patterning for Planar Transistor Devices
In this paper, we demonstrate the patterning of active layer for 22 nm planar transistor device and discuss achievements and challenges in 22 nm lithographic printing. Key issues identified include printing tight pitches and 2-D features simultaneously without sacrificing the cell size, while maintaining large process window. For the case of 2-D features, control of the corner rounding is of interest since the gate width over the active region may vary by the tool overlay.
Please disable any pop-up blockers for proper viewing of this Whitepaper.