- Home //
-
Topics
- Analog/Mixed Signal (11)
- Components | Packaging (2)
- Digital Processing (61)
- EDA | IP (72)
- I/O (6)
- Power | Power Management (98)
- RF/Wireless (6)
- Software (6)
- Storage (11)
- Test | Measurement (3)
- Tools | Development (46)
Subtopics
- Amplifiers (9)
- Converters (9)
- Drivers (9)
- Oscillators (9)
- Phase Lock Loops/Frequency Synthesizers (9)
- Transceivers (9)
- Connectors/Sockets/Cabling (1)
- Displays (0)
- EMI/EMC (2)
- Lighting (0)
- Mechatronics/Electromechanical (0)
- Motors (0)
- Packaging/Enclosures (0)
- Passives (0)
- Sensors/Transducers (1)
- Thermal Management (0)
- ASICs/SoCs (83)
- Audio (1)
- Clocking/Timing (2)
- DSP (20)
- Graphics/Video/Imaging (3)
- Microcontroller (11)
- Microprocessor (18)
- Networking (5)
- Programmable Logic (24)
- Design for Manufacturing (4)
- Design for Test (3)
- IC Design Tools (14)
- Models/Libraries (2)
- PC Board Design (2)
- Place and Route (0)
- Simulation (4)
- Synthesis (2)
- System Design Tools/Methodologies (9)
- Verification (61)
- Peripherals (2)
- SerDes (9)
- Parallel Buses (2)
- Serial Buses (2)
- Conversion (2)
- Distribution (2)
- Generation (3)
- Integrity (2)
- Management (2)
- Monitoring (3)
- Regulation (97)
- Storage (3)
- Antennas (3)
- Interfaces/Standards (3)
- Propagation (3)
- Protocols (3)
- Regulation and Qualification (3)
- Operating Systems (3)
- Programming Languages (4)
- Interfaces/Management (4)
- Solid State (7)
- Rotating Media (7)
- Characterization (2)
- Design & Prototyping (2)
- Failure Analysis (2)
- Field Service (2)
- Manufacturing (2)
- Debug (7)
- Development (13)
- Kits/Reference Designs (3)
- Verification (61)
Industry
- Automotive/Transportation (17)
- Communications and Networking Systems or Equipment (5)
- Computers and Peripherals (5)
- Consumer Electronics & Appliances (6)
- Aerospace/Defense/Government (1)
- Industrial/Robotics/Motor Control (0)
- Electronic Instrumentation or Test (0)
- Medical Devices & Systems (0)
- Semiconductor Design & Manufacturing (0)
- Security (2)
- Academia (0)
- Commercial/Retail (0)
- Energy (0)
- Other (0)
Date Range
filter resultsfilter resultsformat
Early Hardware/Software Integration Using SystemC 2.0
by Synopsys
Technical Paper / Conference Paper 42 KB Posted on: Nov 17, 2006
0 likes
Creating Performance and Power-Efficient Algorithms for C-to-RTL: Application Engine Synthesis
by Synopsys
Technical Paper / Conference Paper 5.45 MB Posted on: Apr 27, 2006
0 likes
Taking The "Hard" Out of Hardware Design by Using A Matlab-based Design Flow
by Synopsys
Technical Paper / Conference Paper 376 KB Posted on: May 2, 2006
0 likes
SystemC and SystemVerilog for Electronic System-Level (ESL) Design
Tools | Development > Development
by Synopsys
Technical Paper / Conference Paper 104 KB Posted on: Jun 25, 2007
0 likes
Software Development Using Virtual Hardware Platform
by Synopsys
Technical Paper / Conference Paper 1.05 MB Posted on: May 2, 2007
0 likes
Continuous Integration of Hardware and Software
by Synopsys
Technical Paper / Conference Paper 538 KB Posted on: May 2, 2007
0 likes
Low Power USB 2.0 PHY IP for High-Volume Consumer Applications
by Synopsys
Technical Paper / Product Paper Posted on: Feb 3, 2006
0 likes
Tips for Using Synplify Pro to Improve Altera Device Performance
by Synopsys
Technical Paper / Product Paper 77 KB Posted on: Mar 31, 2006
0 likes
True DSP Synthesis for Fast, Efficient, High-Performance FPGA Implementations
by Synopsys
Technical Paper / Product Paper 132 KB Posted on: Feb 11, 2005
0 likes
Hard Macro Placement in Complex SoC Design
by Synopsys
Technical Paper / Product Paper 532 KB Posted on: Nov 23, 2004
0 likes
Coding Guidelines for Datapath Synthesis
by Synopsys
Technical Paper / Product Paper 1.35 MB Posted on: Aug 4, 2005
0 likes
Five Vital Steps to a Robust Testbench with DesignWare Verification IP and Reference Verification Methodology (RVM)
by Synopsys
Technical Paper / Product Paper 109 KB Posted on: Aug 4, 2005
0 likes
Unique Synthesis Technology Reduces ASIC Die Size
by Synopsys
Technical Paper / Product Paper 1.64 MB Posted on: Oct 19, 2005
0 likes
Unique Graph-Based Physical Synthesis Technology: For Fast Timing Closure and Improved Performance of FPGA Designs
by Synopsys
Technical Paper / Product Paper 52 KB Posted on: Nov 30, 2005
0 likes
True DSP Synthesis: The Birth of a New Design Methodology
by Synopsys
Technical Paper / Product Paper 205 KB Posted on: Nov 14, 2005
0 likes
Overcoming LTE PHY Design Challenges Using ESL Design Methodologies
Digital Processing > ASICs/SoCs
by Synopsys
Technical Paper 480 KB Posted on: Apr 3, 2009
0 likes
FPGA Design Verification: Techniques for Creating a Fully Functional Design
by Synopsys
Technical Paper 886 KB Posted on: May 5, 2006
0 likes
Simulating automotive applications using standards
by Synopsys
Technical Paper 567 KB Posted on: May 28, 2009
0 likes
Using Algorithmic Synthesis to Design Fourth Generation Cellular Hardware Accelerators
by Synopsys
Technical Paper 31 KB Posted on: May 4, 2009
0 likes
Please confirm the information below before signing in.
{* #socialRegistrationForm *} {* firstName *} {* lastName *} {* displayName *} {* emailAddress *} {* addressCountry *} {* companyName *} {* TOLJobfunction *} {* jobFunctionOther *} {* TOLIndustry *} {* industryOther *}