-
Raising the Efficiency of Power-Factor Correction, from Standby to Full Load
Technical Paper
0 comments
-
42V Quad Monolithic Synchronous Step-Down Regulator with 30μA Quiescent Current
Technical Paper
0 comments
-
Control the Voltage of a Remote Load over Any Length of Copper Wire
Technical Paper / Application Note
0 comments
-
Redefining Power Management through High-voltage Innovation
Technical Paper
0 comments
-
60V, Synchronous Step-Down High Current LED Driver
Technical Paper / Application Note
0 comments
-
How Serial Flash Technology is Evolving to Meet the New Requirements of AIoT Designs
by Winbond
Webinar
0 comments
-
New Linear Regulators Solve Old Problems
Technical Paper / Product Paper
0 comments
-
Understanding LDOs and Their Key Performance Parameters
Technical Paper
0 comments
-
Industry's First 0.8uVRMS Noise LDO Has 79dB Power Supply Rejection Ratio at 1MHz
Technical Paper / Application Note
0 comments
-
The Designer’s Guide to: Common Considerations When Selecting a MHz Crystal
Technical Paper
0 comments
-
Inside a New Architecture for USB Type-C Applications
Technical Paper
0 comments
-
Dual 13A μModule Regulator with Digital Interface for Remote Monitoring and Control of Power
Technical Paper / Application Note
0 comments
-
Providing a fully digitalized strategy that integrates PCB and mechanical flows
by Siemens AG
Technical Paper
0 comments
-
Fundamentals of Choosing Power-Distribution Topologies and Regulators
Course
1 comments
Advertisement
Regulation
-
Industry
- Automotive/Transportation (1)
- Communications and Networking Systems or Equipment (0)
- Computers and Peripherals (0)
- Consumer Electronics & Appliances (0)
- Aerospace/Defense/Government (1)
- Industrial/Robotics/Motor Control (0)
- Electronic Instrumentation or Test (0)
- Medical Devices & Systems (0)
- Semiconductor Design & Manufacturing (0)
- Security (0)
- Academia (0)
- Commercial/Retail (0)
- Energy (0)
- Other (0)
Date Range
filter resultsfilter resultsformat
FEATUREDAchieve 10X DRAM Bandwidth Improvement with a DDR Controller Read Reorder Buffer
by Synopsys
Technical Paper 887 KB Posted on: Aug 21, 2013
0 likes
FEATUREDHigh Throughput GSPS Signal Processing Using Synthesizable IP Cores
by Synopsys
Technical Paper 120 KB Posted on: Mar 31, 2014
0 likes
FEATUREDAdvanced Power and Performance Optimization for Multicore SoCs
by Synopsys
Technical Paper 1.81 MB Posted on: May 9, 2014
0 likes
FEATUREDSolving the ASIC Prototype Partition Problem with Synopsys ProtoCompiler
by Synopsys
Technical Paper / Product Paper 369 KB Posted on: Jun 25, 2014
1 likes
FEATUREDReliability, Availability and Serviceability (RAS) for Memory Interfaces
> Storage
by Synopsys
Technical Paper 209 KB Posted on: Aug 12, 2014
0 likes
FEATUREDPCI Express 4.0 Controller Design and Integration Challenges
by Synopsys
Technical Paper 194 KB Posted on: May 15, 2015
0 likes
FEATUREDRapid Architectural Exploration in Designing Application-Specific Processors
by Synopsys
Technical Paper 741 KB Posted on: May 22, 2015
0 likes
FEATUREDUsing an Embedded Vision Processor to Build an Efficient Object Recognition System
by Synopsys
Technical Paper 1.07 MB Posted on: May 29, 2015
0 likes
FEATUREDOptimizing LPDDR4 Performance and Power with Multi-Channel Architectures
by Synopsys
Technical Paper 1.01 MB Posted on: Feb 11, 2016
0 likes
FEATUREDOptimizing DDR Memory Subsystem Efficiency Part 1: The Unpredictable Memory Bottleneck
by Synopsys
Technical Paper 1.95 MB Posted on: Mar 10, 2016
0 likes
FEATUREDOptimizing DDR Memory Subsystem Efficiency Part 2: A Mobile Application Processor Case Study
by Synopsys
Technical Paper 2.70 MB Posted on: Mar 10, 2016
0 likes
FEATUREDAssessing ESD Sensitivity of Interface IP Using Charged Device Model
by Synopsys
Technical Paper 282 KB Posted on: Jan 9, 2017
0 likes
FEATUREDDesigning the Right Architecture
by Synopsys
Technical Paper 2.98 MB Posted on: Jul 25, 2013
0 likes
FEATUREDOptimizing SMIC 40LL and 40ULP Designs for Speed and Energy Efficiency
by Synopsys
Webinar Posted on: Jan 10, 2018
0 likes
FEATUREDARC HS4x and HS4xD CPUs: New Dual-Issue Architecture Boosts Embedded Processor Performance
by Synopsys
Technical Paper 1.06 MB Posted on: Jun 28, 2017
0 likes
Tips for Using Synplify Pro to Improve Altera Device Performance
by Synopsys
Technical Paper / Product Paper 77 KB Posted on: Mar 31, 2006
0 likes
Design Practices and Strategies for Efficient Signal Integrity Closure
by Synopsys
Technical Paper 144 KB Posted on: Nov 12, 2004
0 likes
A Reference Verification Methodology for Vera
by Synopsys
Technical Paper 98 KB Posted on: Oct 6, 2004
0 likes
Integration of Vera and System Studio
by Synopsys
Technical Paper 1.12 MB Posted on: Oct 6, 2004
0 likes
Please confirm the information below before signing in.
{* #socialRegistrationForm *} {* firstName *} {* lastName *} {* displayName *} {* emailAddress *} {* addressCountry *} {* companyName *} {* TOLJobfunction *} {* jobFunctionOther *} {* TOLIndustry *} {* industryOther *}