RFIC design simulator gets more speed and memory

Xpedion Design Systems has released version 3.5 of Golden Gate, which is intended to double the speed and reduce memory usage by half for RF IC design.