PLD tool suite gives more control to the designer

Lattice Semiconductor Corp. has released version 5.1 of its ispLEVER programmable logic design (PLD) tool suite, which it claims boosts field programmable gate array (FPGA) logic utilization by as much as 35% and design operating frequencies up to 25%.