Equivalence checker for FPGA optimizations

To run formal equivalence checking on FPGAs today, designers typically have to turn off sequential optimizations made by synthesis tools. Startup OneSpin Solutions GmbH this week will introduce a solution that makes FPGA equivalence checking practical by supporting those optimizations.