Enhanced IDE helps FPGA designers analyze timing constraints

Actel Corp.’s latest version of its Libero Integrated Design Environment (IDE) features SmartTime static timing analysis technology to enable field-programmable gate array (FPGA) designers to analyze and manage timing constraints.