CEVA unveils 32-bit, dual-MAC DSP core

The CEVA-TeakLite-III cores are assembly code compatible with previous generation TeakLite cores, but incorporate many significant enhancements. Upgrades include 32-bit and dual 16×16-bit multipliers and instructions for accelerating FFT, Viterbi, and Huffman algorithms.