ARCHITECTURES: Chip spearheads customizable IP

The block diagrams for most moderate-sized systems-on-chip look just about the same. You have your CPU, a local bus with cache, a DRAM controller and maybe an accelerator, a bridge and a peripheral bus with a bunch of I/O controllers, ranging from simple programmable I/O pins to fairly complicated blocks.