Aldec releases Active-HDL 7.1

Latest release of FPGA and ASIC design entry and verification platform includes new simulation technology and SystemVerilog support.