Welcome Guest

Best PCB Layout Practices for Frequency Synthesizers

Original Air Date: Mar 22, 2018 Webinar
0
0 0 View


    Please disable any pop-up blockers for proper viewing of this webinar.

More Info Less Info

This webcast is an overview of the best techniques for the optimal layout of Frequency Synthesizers, with a particular emphasis on Phase Locked Loops (PLLs).

  • Achieve the best performance from PLL devices.
  • Minimize spurious emissions from PLLs.
  • Ensure minimal interference from Frequency Synthesizers to neighboring circuits.

Who Should Attend: Design engineers in the following disciplines: RF & Microwave Systems, High Speed Mixed Signal, Instrumentation, and Communications.

Speaker

Ian Collins, Applications Engineer, Analog Devices

Danny Basler graduated from the University of Paisley in the UK with a bachelor degree in Electronic & Electrical Engineering. He joined NXP in 2002 and has held several positions in Automotive and Industrial Microcontroller product marketing as well as account management.

Please Login

You will be redirected to the login page

×
Please Login

You will be redirected to the login page

×
Please Login

You will be redirected to the login page