Welcome Guest

DDR4 Board Design and Signal Integrity Verification Challenges

Authored on: Feb 1, 2015 by Nitin Bhagwath et al

Technical Paper

0
More InfoLess Info

This paper, originally presented at DesignCon and nominated for a best paper award, includes an investigation of DDR4's Pseudo Open Drain driver and what its use means for power consumption and Vref levels for the receivers. Later, the paper looks at DDR4 system design examples and the need for simulating with IBIS power aware models versus transistor level models for Simultaneous Switching Noise characterization.

View
 
Please Login

You will be redirected to the login page

×
Please Login

You will be redirected to the login page

×
Please Login

You will be redirected to the login page