Welcome Guest

Veloce System-Level Power Analysis and Verification

Authored on: Sep 25, 2012

Technical Paper

0
More InfoLess Info

Power analysis and verification need to move to the system level, improving upon and extending the capabilities and scope of RTL and gate-level techniques. The performance, capacity, and flexibility of emulation platforms make them the ideal technology for system-level power analysis and verification. Veloce delivers unprecedented power verification and analysis capabilities. This paper shares how these capabilities are used and how they benefit the design and verification effort as well as the quality and power usage of complex SoC designs.

View
 
Please Login

You will be redirected to the login page

×
Please Login

You will be redirected to the login page

×
Please Login

You will be redirected to the login page