Welcome Guest

A Systolic Array Architecture for Direction of Arrival (DOA) Estimating

Authored on: May 19, 2006 by M. Rahmati and M.R. Rozeh Rezvani

Technical Paper

0
More InfoLess Info

A systolic array architecture for computing output power of MVDR (minimum variance distortionless response) beamformer is described. Presented architecture is utilizable for direction of arrival estimating systems. It's fully pipelined and based on recursive orthogonal triangularization. Simulating using VHDL shows good results.

View
 
Please Login

You will be redirected to the login page

×
Please Login

You will be redirected to the login page

×
Please Login

You will be redirected to the login page