Analysis technology addresses custom and analog IP including static and dynamic voltage drop, power and signal line EM and ESD integrity sign-off that are all critical. This Educast explains a full-chip SoC-level analysis flow to model noise coupling between high-speed digital and sensitive analog circuits through the silicon substrate, on-die metal power grid, or the shared package planes to optimize guard ring design.