<A HREF="http://as.cmpnet.com/event.ng/Type=click&FlightID=80973&AdID=135335&TargetID=3793&Segments=1411,3108,3448,4571&Targets=2625,2878,3793&Values=34,46,51,63,77,87,91,102,140,203,304,309,382,442,656,940,1311,1388,1431,1716,1767,1785,1925,1945,1970,2248,2299,2310,2313,2326,2352,2678,2728,2767,2862,2878,2942,3712,3714,3890,3904,4079&RawValues=&Redirect=http://www.fujitsu.com/us/services/edevices/microelectronics/flexraynet.html" target="_top"><IMG SRC="http://i.cmpnet.com/ads/graphics/as5/ac/Fujitsu/February/leaderboard_012607.jpg" WIDTH=728 HEIGHT=90 BORDER=0></A> Newsletter

Home » Green Electronics Forum

Thread: Comments for: "Researchers detail new power management technique"

 

Permlink Replies: 1 - Pages: 1 - Last Post: Nov 7, 2009 4:45 AM Last Post By: DashawnX Threads: [ Previous | Next ]
DashawnX

Posts: 2
Registered: 11/07/09
Comments for: "Researchers detail new power management technique"
Posted: Nov 7, 2009 4:45 AM
  Click to reply to this thread Reply
DashawnX

Posts: 2
Registered: 11/07/09
Re: Comments for: "Researchers detail new power management technique"
Posted: Nov 7, 2009 4:45 AM   in response to: DashawnX in response to: DashawnX
  Click to reply to this thread Reply
Multi Core Processor Designs are currently the state of the art in processor design, with some having as many as 100 cores in them. These offer record-breaking throughput with power consumption reaching 55 Watts. On the other side are mobile processors for laptops and netbooks and embedded processors, increasingly being found in hand held devices like the iPhone, where power consumption is the main bottleneck in achieving higher processor speeds. What if we marry the two concepts together, to make a dual core embedded processor, with one low power core and another high power. The low power core does all of the usual work once the cache / RAM is fully loaded and the high power core idles at this time - giving the power consumption of a single core processor for most of the running time. In case an instruction asks for information not on the Cache / RAM, the high power core can be kicked into action to do the needful. Haven't read of such a design till now, most of the power management schemes involve dynamic voltage scaling, which has its own reliability concerns. What do you think would be the drawbacks of such a design? Do you think this kind of processor design can be successful even without using any short term loan?

Point your RSS reader here for a feed of the latest messages in all forums



<A HREF="http://as.cmpnet.com/event.ng/Type=click&FlightID=51360&AdID=142653&TargetID=3791&Segments=1411,3108,3448,4570&Targets=2625,2878,3791&Values=34,46,51,63,77,87,91,102,140,204,304,309,382,442,656,940,1311,1388,1431,1716,1767,1785,1925,1945,1970,2248,2299,2310,2313,2326,2352,2678,2728,2767,2862,2878,2942,3712,3714,3890,3904,4079&RawValues=&Redirect=http://www.nxp.com/products/automotive/media_processors/index.html?utm_medium=ad_banner&utm_campaign=pnx952x&utm_source=analog-europe.com&utm_content=leaderboard" target="_top"><IMG SRC="http://i.cmpnet.com/ads/graphics/as5/ac/NXP/leaderboard_PNX952x.gif" WIDTH=728 HEIGHT=90 BORDER=0></A>