CMP - United Business Media TechOnline
All Articles Products Courses Papers VirtuaLabs Webinars Web



 
LoginRegister
      TechOnline > Learning >  Webinar
On-Demand Webinar
Low Cost and Low Risk 32-bit Controllers for Designing AMBA-based SOCs
Overview:

How do you select the best processor core for your next SOC design? Too many companies make the default decision to go with the industry leader. Now there's a proven, low risk, lower cost, lower power, and higher performance alternative, particularly for AMBA-based designs. Find out why more companies are switching to Tensilica's Diamond Standard processors for their SOC designs. This NetSeminar will show how and why the Diamond Standard processor architecture is designed for low-area, low-power and high performance. All four Diamond Standard controllers will be discussed in detail. Actual customer designs will be highlighted, as well as the comprehensive software tool set, including the code development environment, EDA scripts, and partner ecosystem. We will back our claims with strong data and technical details.

Estimated Length: 40 minutes plus Q&A


Presenter:


Sumit Gupta
Product Marketing Manager, Tensilica, Inc.

Previously, Sumit was an Entrepreneur-in-Residence at Tallwood Venture Capital, did post-doctoral research on reconfigurable computing at UCSD and UCI, did his graduate research in parallelizing compilers and behavioral synthesis at UC Irvine, ASIC design at S3 Inc., and software design at IBM and IMEC. Sumit has a Ph.D. in Computer Science from the University of California at Irvine and a B.Tech. in Electrical Engineering from the Indian Institute of Technology, Delhi and has written one book, several book chapters, and more than 20 peer-reviewed conference and journal publications.


Please contact TechOnline's Webinar Support with any questions.
Email: webinar@techonline.com

Tensilica offers the broadest line of controller, CPU and specialty DSP processors on the market today, in both an off-the-shelf format via the Diamond Standard Series cores and with full designer configurability with the Xtensa processor family. Tensilica's low-power, benchmark proven processors have been designed into high-volume products at industry leaders in the digital consumer, networking and telecommunications markets. All Tensilica processor cores are complete with a matching software development tool environment, portfolio of system simulation models, and hardware implementation tool support. For more information on Tensilica's patented approach to the creation of application-specific building blocks for SOC design, visit www.tensilica.com.

 
Original Broadcast Date
Jul 19, 2007
Status
Available On-Demand
REGISTER
System Requirements
 


Tensilica