Overview:
Tensilica's Xtensa configurable processors are used for both control and data plane requirements in networking and communications applications. While standard 32-bit processors suffer from insufficient I/O capability (load/store bottleneck) and are not tailored to networking applications, Xtensa processors can be extended to add networking-specific instructions and bypass the system bus and use direct FIFO and GPIOs directly from the data path. Find out how Tensilica's automated process guarantees design success at this seminar.
Estimated Length: 40 minutes plus Q&A
Who should attend: System architects and designers developing SOCs for networking applications.
Presenter:
Sumit Gupta
Product Marketing Manager, Tensilica, Inc.
Previously, Sumit was an Entrepreneur-in-Residence at Tallwood Venture Capital, did post-doctoral research on reconfigurable computing at UCSD and UCI, did his graduate research in parallelizing compilers and behavioral synthesis at UC Irvine, ASIC design at S3 Inc., and software design at IBM and IMEC. Sumit has a Ph.D. in Computer Science from the University of California at Irvine and a B.Tech. in Electrical Engineering from the Indian Institute of Technology, Delhi and has written one book, several book chapters, and more than 20 peer-reviewed conference and journal publications.
| 
