CMP - United Business Media TechOnline
All Articles Products Courses Papers VirtuaLabs Webinars Web
 
LoginRegister
      TechOnline > Learning >  Technical Paper
Technical Papers
Sign-off Power Optimization for ASIC Designs

Click to Download
pdf logo
White Paper
277 KB (13 pages)
October 2009
 

Kaushik Roy et al
Open-Silicon and Solarflare Communications

This article describes the PowerMAX-PR sign-off power optimizer, and how it is used on a design project. The first two sections below define the sign-off power optimization problem, and describe some existing approaches to solving it. This is followed by a description of PowerMAX-PR's capabilities and the algorithms it uses. PowerMAX-PR was applied to two blocks from an enterprise networking chip designed by Solarflare Communications, and thus one section is devoted to explaining how this was done, and the results that were achieved. The final section of the paper draws conclusions on the effectiveness of sign-off power recovery, and its value in an ASIC design flow.

 
Rate this paper
WORSE | BETTER
1 2 3 4 5

submit a paper
Follow Tech Papers

Open-Silicon
Solarflare
   

WEBINAR
1. Optimizing Noise in the Sensor Signal Path (Part III)

WEBINAR
2. 3-in-1 RGB High Power LED Package Capabilities

COURSE
3. Fundamentals of Embedded Systems Security

WEBINAR
4. Detecting Five Distinct Motions with MEMS Inertial Sensors