CMP - United Business Media TechOnline
All Articles Products Courses Papers VirtuaLabs Webinars Web



 
LoginRegister
      TechOnline > Learning >  Technical Paper
Technical Papers
High-Speed Board Layout Challenges in FPGA/SDI Sub-Systems

Click to Download
pdf logo
White Paper
204 KB (6 pages)
November 2009
 

Tsun-Kit Chin
National Semiconductor

Television and cinema have entered the digital age. Video pictures are used to transport at standard definition rate (270 Mb/s), upgraded to high definition rate (1.485 Gb/s), and are now migrating to 3 Gb/s. The migration to higher speeds enables higher resolution images for entertainment, but it also presents challenges to hardware engineers and physical layout designers. Many video systems are implemented with feature-rich FPGA and multi-rate SDI integrated circuits that support high performance professional video transport over long distances. FPGAs demand high density routing with fine trace width while high-speed analog SDI routing demands impedance matching and signal fidelity. This paper outlines the layout challenges facing hardware engineers and provides recommendations for dealing with these challenges.

 
Rate this paper
WORSE | BETTER
1 2 3 4 5

submit a paper
Follow Tech Papers

National Semiconductor
   

WEBINAR
1. Optimizing Noise in the Sensor Signal Path (Part III)

TECH PAPER
2. How to Meet the HDMI 5V Source Requirement

TECH PAPER
3. Developing a Complete Critical Feature Analysis Solution—Part 2: Defining CFA Metrics

COURSE
4. Fundamentals of Embedded Systems Security