CMP - United Business Media TechOnline
All Articles Products Courses Papers VirtuaLabs Webinars Web



 
LoginRegister
      TechOnline > Learning >  Technical Paper
Technical Papers
Addressing the Performance Bottleneck in Modern SoC Design–Serial I/O Connectivity

Click to Download
pdf logo
White Paper
1792 KB (20 pages)
September 2009
 

Panch Chandrasekaran
Xilinx

As system-on-chip (SoCs) engineers endeavor to enhance their designs with greater capacity and higher processing speed, the ability to move copious amounts of data in and out of their devices becomes the performance bottleneck. As a result, highbandwidth serial connectivity is a design requirement in nearly every product.

FPGAs enabled with serial I/O offer the ideal balance of bandwidth, density, performance, flexibility, and cost for SoC designs. Xilinx offers a portfolio of serial I/O technology that addresses the full spectrum of bandwidth requirements for products ranging from commercial video displays to broadcast video ultra-high bandwidth wired telecommunications systems.

 
Rate this paper
WORSE | BETTER
1 2 3 4 5

submit a paper
Follow Tech Papers

Xilinx
   

TECH PAPER
1. Floating Point: Have it Your Way with FPGA Embedded Processors

WEBINAR
2. ISE Design Suite 11 - The Design Methodology for Targeted Design Platforms

TECH PAPER
3. Embedded Signal Processing Capabilities of the LatticeECP3 sysDSP Block

COURSE
4. ARM Cortex-M1 Embedded Processor Design Flow for Actel Nonvolatile FPGAs Webcast