CMP - United Business Media TechOnline
All Articles Products Courses Papers VirtuaLabs Webinars Web
 
LoginRegister
      TechOnline > Learning >  Technical Paper
Technical Papers
Eliminating Routing Congestion Issues with Logic Synthesis

Click to Download
pdf logo
White Paper
457 KB (8 pages)
June 2009
 

Mike Clarke et al
Cadence Design Systems

This white paper explains the benefits of adopting a congestion-aware synthesis methodology. The rewards can be great—whether it means reducing iterations between front-end and back-end teams or simply saving die size or time in the schedule. Ultimately, a physically-aware and congestion-aware synthesis methodology returns control over the success of the project to the logic design team.

 
Rate this paper
WORSE | BETTER
1 2 3 4 5

submit a paper
Follow Tech Papers

Cadence Design Systems
   

WEBINAR
1. Implementing PCI Express v2.0 Compliant Designs with Xilinx Virtex-5 FPGAs

WEBINAR
2. Webinar 3: Verification of Next-Generation Wireless SoC and Systems in Package

TECH PAPER
3. Implementing Incremental Changes Efficiently

TECH PAPER
4. Chip Design Using 45nm Processes Requires a Holistic Approach to Planning and Implementation