CMP - United Business Media TechOnline
All Articles Products Courses Papers VirtuaLabs Webinars Web



 
LoginRegister
      TechOnline > Learning >  Technical Paper
Technical Papers
Worst-Case Execution Time Analysis

Click to Download
pdf logo
White Paper
453 KB (23 pages)
June 2009
 

Rapita Systems

This white paper outlines the problems of timing faults in sophisticated real-time embedded software. It presents the RapiTime toolset, an essential building block in any credible strategy aimed at eliminating timing problems.

 
Rate this paper
WORSE | BETTER
1 2 3 4 5

submit a paper
Follow Tech Papers

Rapita Systems
   

TECH PAPER
1. Advanced Verification of Low Power Designs

TECH PAPER
2. OS Strategies for the Next Generation of Green Devices

TECH PAPER
3. Implementing Firmware for Embedded Intel Architecture Systems: OS-Directed Power Management (OSPM) through the Advanced Configuration and Power Interface (ACPI)

TECH PAPER
4. Power Considerations in FPGA Design