CMP - United Business Media TechOnline
All Articles Products Courses Papers VirtuaLabs Webinars Web



 
LoginRegister
      TechOnline > Learning >  Technical Paper
Technical Papers
R8C, M16C, M32C: Virtual EEPROM

Click to Download
pdf logo
Application Note
65 KB (8 pages)
March 2005
 

Renesas Technology

Since the internal flash of a Renesas R8C/M16C/M32C microcontroller can be erased and programmed in-circuit, an application has been created in order to eliminate the need for an external EEPROM in a target system. This Virtual EEPROM implementation as it is called uses the highly erasable/programmable Data flash area that is available on all newer R8C/M16C/M32C MCUs. Specifically, many of these MCUs allow for a minimum 10,000 erase/write cycles of the Data flash blocks.

The "Virtual EEPROM" is a firmware implementation created by Renesas Technology to make use of the high erase/write cycle Data flash block technology. The Virtual EEPROM API developed and described here does not utilize any additional flash hardware in order to implement the Virtual EEPROM feature.

 
Rate this paper
WORSE | BETTER
1 2 3 4 5

submit a paper
Follow Tech Papers

Renesas Technology
   

WEBINAR
1. Achieve greater productivity and ease of use with Targeted Design Platforms enabled by Virtex-6 and Spartan-6 FPGAs

WEBINAR
2. Power optimizing tips for Xilinx Virtex-5 FPGA designs

WEBINAR
3. Implementing PCI Express v2.0 Compliant Designs with Xilinx Virtex-5 FPGAs

WEBINAR
4. Optimizing Noise in the Sensor Signal Path (Part III)