CMP - United Business Media TechOnline
All Articles Products Courses Papers VirtuaLabs Webinars Web



 
LoginRegister
      TechOnline > Learning >  Technical Paper
Technical Papers
Design Tip: Simulating "Raw" Error Vector Magnitude (EVM) for a Quick Measure of a Circuit's EVM Performance

Click to Download
pdf logo
Technical Paper
571 KB (6 pages)
May 2009
 

Agilent Technologies

You're designing a transmitter or receiver, or some part of one, maybe even the baseband chains. EVM (Error Vector Magnitude) or BER (Bit Error Ratio) may be the system specifications you must satisfy. This article has shown a quick method of obtaining relatively complex information about a design's performance. This speeds troubleshooting and enables quick feedback during the investigation phase of a design. It is also possible to simulate specification-compliant EVM (as well as many other specifications) when precise information is needed.

 
Rate this paper
WORSE | BETTER
1 2 3 4 5

submit a paper
Follow Tech Papers

Agilent Technologies
   

WEBINAR
1. Achieve greater productivity and ease of use with Targeted Design Platforms enabled by Virtex-6 and Spartan-6 FPGAs

WEBINAR
2. Power optimizing tips for Xilinx Virtex-5 FPGA designs

WEBINAR
3. Implementing PCI Express v2.0 Compliant Designs with Xilinx Virtex-5 FPGAs

TECH PAPER
4. Speedster FPGA Family