CMP - United Business Media TechOnline
All Articles Products Courses Papers VirtuaLabs Webinars Web



 
LoginRegister
      TechOnline > Learning >  Technical Paper
Technical Papers
PFC output voltage considerations for asymmetrical half-bridge DC-DC converter

Click to Download
pdf logo
Technical Paper
160 KB (5 pages)
May 2009
 

Dongwook Kim and Sungmo Young
Fairchild Semiconductor

A boost converter is commonly used for power factor correction (PFC) in a two-stage off-line power converter. Traditionally, power factor correction blocks using a boost converter are designed to have a fixed output voltage greater than the maximum peak line voltage. Interestingly enough, higher power conversion efficiency of the power factor correction stage can be obtained by reducing the output voltage according to line voltage and load condition.

Altering the output voltage, however, results in a wider input voltage range for the second stage DC-DC converter. This design note explains how the greatest AC to DC power conversion efficiency can be achieved by selecting an optimized output voltage level for a power factor correction block.

 
Rate this paper
WORSE | BETTER
1 2 3 4 5

submit a paper
Follow Tech Papers

Fairchild Semiconductor
   

WEBINAR
1. Achieve greater productivity and ease of use with Targeted Design Platforms enabled by Virtex-6 and Spartan-6 FPGAs

WEBINAR
2. Power optimizing tips for Xilinx Virtex-5 FPGA designs

WEBINAR
3. Optimizing Noise in the Sensor Signal Path (Part III)

WEBINAR
4. Controlling BLDCs with the Lowest Software Overhead