CMP - United Business Media TechOnline
All Articles Products Courses Papers VirtuaLabs Webinars Web



 
LoginRegister
      TechOnline > Learning >  Technical Paper
Technical Papers
Assessing FPGA DSP Benchmarks at 40 nm

Click to Download
pdf logo
White Paper
463 KB (6 pages)
March 2009
 

Altera

Benchmarking the performance of algorithms, devices, and programming methodologies is a well-worn topic among developers and research of high-performance computing appliances. Independent and partisan benchmark results are a difficult thing to navigate and understand. Benchmarking has evolved from looking just at clock speed, to encompassing operations per second, and now including total cost of ownership and energy efficiency. Because each methodology is based on a set of assumptions, designers and developers are forced to critique each with a focus on the first two stages of scientific inquiry. Understanding and using reliable device benchmarks for system decisions is essential for scientific and military applications. While individual benchmark results may be insufficient for making device decisions on a standalone basis, it is important to understand the trends and factors that make up the results of benchmarking studies.

 
Rate this paper
WORSE | BETTER
1 2 3 4 5

submit a paper
Follow Tech Papers

Altera
   

WEBINAR
1. Achieve greater productivity and ease of use with Targeted Design Platforms enabled by Virtex-6 and Spartan-6 FPGAs

WEBINAR
2. Power optimizing tips for Xilinx Virtex-5 FPGA designs

TECH PAPER
3. "Energy Aware" Appliance Platform: A New Approach To Home Energy Control

TECH PAPER
4. Power Considerations in FPGA Design