CMP - United Business Media TechOnline
All Articles Products Courses Papers VirtuaLabs Webinars Web



 
LoginRegister
      TechOnline > Learning >  Technical Paper
Technical Papers
Signal Integrity and Clock System Design

Click to Download
pdf logo
White Paper
385 KB (7 pages)
August 2008
 

Allan Liu
IDT

Signal integrity is the art of getting a signal from point A to point B with minimum distortion to that signal. The recent attention on this subject stems from the necessity to build systems with ever increasing throughput and from silicon manufacturing advances in geometry scaling that are causing system-level effects (such as crosstalk, transmission line effects and voltage drops) to manifest themselves on the chip level in a detrimental way. The vast amount of literature on this subject almost exclusively references, and correctly so, high-speed signals that operate at 1 gigabit (Gb) per second or higher. These signals are the most sensitive to these limitations and thus should receive the most attention. However, what the industry neglects is that the quality of these high-speed signals is highly dependent on the quality of the input reference clock that is used to generate these high-speed signals. The design of the clock network is equally deserving of attention on the subject of signal integrity.

 
Rate this paper
WORSE | BETTER
1 2 3 4 5

submit a paper
Follow Tech Papers

IDT
   

WEBINAR
1. Optimizing Noise in the Sensor Signal Path (Part III)

WEBINAR
2. Problem Solving with MATLAB and MathWorks Parallel Computing Tools

TECH PAPER
3. Architecture Planning Criteria for a System-in-a-Package Portable Multimedia Platform

TECH PAPER
4. Carrier Grade Linux: High Service Availability for the Next-Generation Network