CMP - United Business Media TechOnline
All Articles Products Courses Papers VirtuaLabs Webinars Web



 
LoginRegister
      TechOnline > Learning >  Technical Paper
Technical Papers
A Methodology for Performance Analysis of Network-on-Chip Architectures for Video SoCs

Click to Download
pdf logo
White Paper
122 KB (8 pages)
February 2009
 

Krishnan Srinivasan
Sonics

Silicon for next-generation video processing has become extremely intricate and complex. Most high-end SoC (System-on-chip) architectures now consist of tens of heterogeneous processing engines and memory units. There is increasing dependence of the SoC on the interconnection network, which is fueling the need for performance analysis of the interconnection network, requiring designers to analyze the system performance as a whole, not simply in isolation. An interconnection network provides the infrastructure for these processing engines and memory units to communicate seamlessly in parallel. With increased system complexity, the overall performance is progressively determined by the ability of the interconnection network to provide sustained data bandwidth to the engines, and at the same time, meet the real-time performance goals of latency-sensitive traffic. In this paper, Sonics presents an effective methodology for performance analysis of the interconnection network, with special emphasis on video and multimedia benchmarking.

 
Rate this paper
WORSE | BETTER
1 2 3 4 5

submit a paper
Follow Tech Papers

Sonics
   

WEBINAR
1. Optimizing Noise in the Sensor Signal Path (Part III)

WEBINAR
2. Problem Solving with MATLAB and MathWorks Parallel Computing Tools

WEBINAR
3. Achieve greater productivity and ease of use with Targeted Design Platforms enabled by Virtex-6 and Spartan-6 FPGAs

TECH PAPER
4. Carrier Grade Linux: High Service Availability for the Next-Generation Network