CMP - United Business Media TechOnline
All Articles Products Courses Papers VirtuaLabs Webinars Web



 
LoginRegister
      TechOnline > Learning >  Technical Paper
Technical Papers
ESC-SV Special: Multicore and Massively Parallel Platforms and Moore's Law Scalability

Click to Download
pdf logo
2008 Embedded Systems Conference
342 KB (23 pages)
March 20, 2008
 

Mike Butts
Ambric

A number of parallel processing platforms are entering mainstream use in embedded systems. SMP (symmetric multiprocessing) multithreaded architectures, now common in desktops and servers, and SIMD (single-instruction, multiple data) architectures from the supercomputing and graphics worlds, are well-known. New massively parallel processor array (MPPA) architectures, specifically aimed at high-performance media, imaging, networking and wireless applications, have recently appeared. This paper considers parallel platform candidates for embedded systems, in the context of pre-existing single-processor, DSP, FPGA and ASIC technologies.

Each platform is presented, and its characteristics, benefits and costs are discussed. Particular emphasis is given to the long-term scalability of all these platform choices as Moore's Law continues to moves forward.

Multicore today means a small number of processors, from two to eight. This paper uses massively parallel to mean hundreds of processors or more.

 
Rate this paper
WORSE | BETTER
1 2 3 4 5

submit a paper
Follow Tech Papers

Embedded Systems Conference (ESC)
   

WEBINAR
1. Implementing PCI Express v2.0 Compliant Designs with Xilinx Virtex-5 FPGAs

WEBINAR
2. Problem Solving with MATLAB and MathWorks Parallel Computing Tools

TECH PAPER
3. Using FPGAs as Coprocessors for DSP and Image Processing

TECH PAPER
4. Using Resource Partitioning to Build Secure, Survivable Embedded Systems