CMP - United Business Media TechOnline
All Articles Products Courses Papers VirtuaLabs Webinars Web



 
LoginRegister
      TechOnline > Learning >  Technical Paper
Technical Papers
Addressing Reliability and Circuit Verification Challenges with Calibre PERC

Click to Download
pdf logo
Mentor Graphics Technical Library
July 28, 2008
 

Hazem Hegazy
Mentor Graphics

Circuit design implementation has become progressively complex in deep submicron technologies. Multiple processor cores, I/Os, several types of memories, complex analog circuits, and synthesized logic are being designed onto the same chip. Advanced IP integration proficiency strategies are needed to realize today's complex systems-on-chip (SoC) designs, not to mention the high demand in the communications semiconductor market. Ensuring product reliability to meeting all design goals while achieving good yield is a significant and growing challenge. Today, designers need physical verification tools with greater flexibility and the power to handle emerging circuit verification demands, such as the ability to deal with more complex design rules, multiple voltage domains, and advanced device parameters.

Note: By clicking on the above link, this paper will be emailed to your TechOnline log-in address by Mentor Graphics.

 
Rate this paper
WORSE | BETTER
1 2 3 4 5

submit a paper

Mentor Graphics
   

TECH PAPER
1. Implementation of Adaptive Site Optimization in Model-Based OPC for Minimizing Ripples

TECH PAPER
2. Designing High Performance DSP Hardware Using Catapult C Synthesis and the Altera Accelerated Libraries

TECH PAPER
3. Setting MRC Rules: Balancing Inspection Capabilities, Defect Sensitivity and OPC

TECH PAPER
4. Nucleus SNMP