CMP - United Business Media TechOnline
All Articles Products Courses Papers VirtuaLabs Webinars Web



 
LoginRegister
      TechOnline > Learning >  Technical Paper
Technical Papers
Using Zero-Power CPLDs to Substantially Lower Power Consumption in Portable Applications

Click to Download
pdf logo
White Paper
677 KB (7 pages)
December 2007
 

Altera

Traditionally, the terms "low power" and "programmable logic" have not been used in the same context. This paper shows how the advent of the zero-power CPLD has transformed the discussion, as this technology brings the many advantages of programmable logic to designers of low-power electronic products. Now, in addition to the CPLD's demonstrated ability to excel in general-purpose applications, zero-power CPLDs can reduce overall power consumption in portable products.

 
Rate this paper
WORSE | BETTER
1 2 3 4 5

submit a paper

Altera
   

TECH PAPER
1. Designing High Performance DSP Hardware Using Catapult C Synthesis and the Altera Accelerated Libraries

TECH PAPER
2. Electronic Warfare Design With PLDs and High-Speed Transceivers

WEBINAR
3. Introducing Spartan-3A FPGAs - Powering the Next Wave of High-Volume Applications!

TECH PAPER
4. Lower Costs in Broadcasting Applications With Integration Using FPGAs