CMP - United Business Media TechOnline
All Articles Products Courses Papers VirtuaLabs Webinars Web



 
LoginRegister
      TechOnline > Learning >  Technical Paper
Technical Papers
Investigations on an Isolated Lateral High-Voltage n-channel LDMOS Transistor with a Typical Breakdown of 150V

Click to Download
pdf logo
White Paper
250 KB (4 pages)
April 2007
 

Martin Knaipp et al.
austriamicrosystems

This paper describes the concept of an isolated high-voltage (HV) n-channel LDMOS transistor, which can be used as a high-side switch instead of a HV PMOS transistor. HV n-channel LDMOSFETs for 120V applications (blocking voltage over 150V) were used in the study. The devices were fabricated in a 0.35 μm, CMOS-based, HV technology. Hot carrier stress experiments (under gate voltage VGS = 10V and drain voltage VD = 120V) were performed for device reliability evaluations. The devices with non-uniformly optimized n-well show an excellent trade-off between blocking voltage (BV) and on-resistance while keeping hot carrier induced degradation low.

 
Rate this paper
WORSE | BETTER
1 2 3 4 5

submit a paper

austriamicrosystems
   

TECH PAPER
1. Architecture Planning Criteria for a System-in-a-Package Portable Multimedia Platform

TECH PAPER
2. Home Automation Comes of Age

TECH PAPER
3. System ACE Configuration Solution for Xilinx FPGAs

TECH PAPER
4. Using Resource Partitioning to Build Secure, Survivable Embedded Systems