CMP - United Business Media TechOnline
All Articles Products Courses Papers VirtuaLabs Webinars Web



 
LoginRegister
      TechOnline > Learning >  Technical Paper
Technical Papers
Implementation of a DSP-Based 20-Bit High Resolution Quasi-Absolute Encoder for Low-Speed Feedback Control Applications

Click to Download
pdf logo
White Paper
185 KB (4 pages)
November 23, 2007
 

Lee Wei Yan
Avago Technologies

Absolute encoders using optical technology often face limitations in resolution and size. For example, to achieve a higher resolution of up to 16-bits, the absolute encoder has to be combined with an incremental pattern that is strongly interpolated with an external hardware and signal conditioning circuits. Alternatively, design engineers may use high-speed digital signal processors (DSPs) to implement signal processing algorithms and calibration coefficients that can be stored in non-volatile memory. The latter method enables the development of a fully integrated solution that is small in size, coupled with an increase in accuracy and resolution, which is not possible with conventional encoders. However, the software overhead means limited read-out rate is available. These types of encoders are only suitable for low-speed feedback control applications that require high accuracy.

In this paper, we present the DSP design approach, and the hardware and software implementation of a quasi-absolute encoder solution.

 
Rate this paper
WORSE | BETTER
1 2 3 4 5

submit a paper
Follow Tech Papers

Avago Technologies
   

WEBINAR
1. Achieve greater productivity and ease of use with Targeted Design Platforms enabled by Virtex-6 and Spartan-6 FPGAs

TECH PAPER
2. Speedster FPGA Family

WEBINAR
3. Implementing PCI Express v2.0 Compliant Designs with Xilinx Virtex-5 FPGAs