CMP - United Business Media TechOnline
All Articles Products Courses Papers VirtuaLabs Webinars Web



 
LoginRegister
      TechOnline > Learning >  Technical Paper
Technical Papers
Developing FPGA Coprocessors for Performance-Accelerated Spacecraft Image Processing

Click to Download
pdf logo
Xcell Journal Article
323 KB (5 Pages)
April 7, 2008
 

Paula J. Pingree et al.
California Institute of Technology and Impulse Accelerated Technologies

The Jet Propulsion Laboratory (JPL), a National Aeronautics and Space Administration (NASA) laboratory, has developed support vector machine (SVM) classification algorithms used on board spacecrafts to identify high-priority image data for downlinking to Earth. These algorithms also provide onboard data analysis to enable rapid reaction to dynamic events. These onboard classifiers help reduce the amount of data downloaded to Earth, greatly increasing the science return of the instrument.

This article describes an approach to implementing the Hyperion linear SVM on the Virtex-4 FX60 field programmable gate array (FPGA), as well as additional experiments that were performed using an increased number of data bands and a more sophisticated SVM kernel. These experiments demonstrate potential for more efficient, higher performance onboard classification using FPGA-embedded algorithms.

Reprinted with permission from Xcell Journal / Second Quarter 2008. Article © Xcell Journal.

 
Rate this paper
WORSE | BETTER
1 2 3 4 5

submit a paper

Impulse Accelerated Technologies
Xilinx
   

TECH PAPER
1. Presenting Power Architecture Technology

WEBINAR
2. Introducing Spartan-3A FPGAs - Powering the Next Wave of High-Volume Applications!

TECH PAPER
3. Using FPGAs as Coprocessors for DSP and Image Processing

TECH PAPER
4. Using CoolRunner-II CPLDs in Digital Video Applications