CMP - United Business Media TechOnline
All Articles Products Courses Papers VirtuaLabs Webinars Web



 
LoginRegister
      TechOnline > Learning >  Technical Paper
Technical Papers
The Next Generation of Static Analysis: Boolean Satisfiability and Path Simulation—A Perfect Match

Click to Download
pdf logo
White Paper
109 KB (17 pages)
September 2007
 

Ben Chelf and Andy Chou
Coverity

Static source code analysis has long had a mixed reputation among development teams, due to long analysis times, excessive noise, or an unacceptable rate of false-positive results. Despite these early shortcomings, however, the promise of static analysis has remained of interest to developers because of its ability to find bugs before software is run, improving code quality and dramatically accelerating the availability of new applications.

Now, a groundbreaking new use of Boolean satisfiability (SAT) in the field is poised to help static analysis deliver on its potential. This paper provides a brief overview of static analysis and explains how the use of SAT can enable developers to improve the quality and security of their code by identifying a greater number of critical defects, with the lowest rate of false-positive results in the industry.

 
Rate this paper
WORSE | BETTER
1 2 3 4 5

submit a paper
Follow Tech Papers

Coverity
   

TECH PAPER
1. System ACE Configuration Solution for Xilinx FPGAs

TECH PAPER
2. Using Resource Partitioning to Build Secure, Survivable Embedded Systems

TECH PAPER
3. 16 W xDSL Modem AC-DC Adapter

TECH PAPER
4. Mobile Networks