CMP - United Business Media TechOnline
All Articles Products Courses Papers VirtuaLabs Webinars Web



 
LoginRegister
      TechOnline > Learning >  Technical Paper
Technical Papers
High-Speed ADC Selection for Digital Predistortion Transmitters

Click to Download
pdf logo
Application Note
81 KB (5 pages)
November 13, 2007
 

Kenet

High-bandwidth, third-generation (3G) wireless communications standards such as CDMA2000, WCDMA and WiMAX place stringent performance requirements on transmitters, particularly power amplifiers (PAs).

The PA generally represents a large fraction of the total subsystem cost, as well as the power dissipation in a base station. Several techniques can be employed to improve the linearity of the transmitter while still using a PA with higher nonlinearity but higher efficiency, which in turn lowers cost and power dissipation. This paper discusses one such technique: the Digital Predistortion (DPD) architecture. The paper provides an overview of the DPD and discusses analog-to-digital (ADC) sample rates, ADC linearity, and ADC signal-to-noise ratio (SNR).

 
Rate this paper
WORSE | BETTER
1 2 3 4 5

submit a paper

Kenet
   

TECH PAPER
1. System ACE Configuration Solution for Xilinx FPGAs

TECH PAPER
2. Use Rowley CrossWorks and the MAXQ3120 Evaluation Kit to Create a Light Meter Application

TECH PAPER
3. Interface Products Design Guide

TECH PAPER
4. Get a Grip on Multimedia PMP Demands with the Right Processor Selection