CMP - United Business Media TechOnline
All Articles Products Courses Papers VirtuaLabs Webinars Web



 
LoginRegister
      TechOnline > Learning >  Technical Paper
Technical Papers
Minimizing the Cost of Using Free Processor IP

Click to Download
pdf logo
Mentor Graphics Technical Library
November 2, 2007
 

Darren Zacher
Mentor Graphics

While field programmable gate array (FPGA) manufacturers' tool suites offer a quick and effective way to target an existing starter board, the flow does not necessarily provide the most optimal integration into the designer's chosen computer-aided design (CAD) flow. A designer wanting to take advantage of the MicroBlaze embedded processor IP while trying to minimize deviations from their chosen CAD flow might consider a strategy that uses Platform Studio primarily as a netlist generator for their custom application, and then uses their preferred synthesis and debug tools for the remainder of the design. This paper explores how to use Precision Synthesis to synthesize MicroBlaze subsystems.

Note: By clicking on the above link, this paper will be emailed to your TechOnline log-in address by Mentor Graphics.

 
Rate this paper
WORSE | BETTER
1 2 3 4 5

submit a paper

Mentor Graphics
   

TECH PAPER
1. Nucleus SNMP

TECH PAPER
2. An Integrated Tool Flow Supporting FPGA Prototyping and Debug

TECH PAPER
3. Object Action Language Reference Manual