CMP - United Business Media TechOnline
All Articles Products Courses Papers VirtuaLabs Webinars Web



 
LoginRegister
      TechOnline > Learning >  Technical Paper
Technical Papers
Closing the Loop in Testbench Automation

Click to Download
pdf logo
Mentor Graphics Technical Library
October 29, 2007
 

Mark Olen
Mentor Graphics

Existing testbench techniques offer a number of benefits, but they have their drawbacks as well. Once a testbench is initiated, it runs open-loop, generating results and reporting them to an engineer. The process inconveniently requires human intervention and its iterations can span weeks, or even months.

This paper introduces a new, closed-loop testbench automation system that "learns" from both the device under test (DUT) and the testbench modules during simulations. By combining concepts previously associated with compiler test automation and logic design synthesis, along with some recently-patented technology, Mentor Graphics augments directed testing and constrained random testing with algorithmic testing to create a learning-based system that actively targets desired results, rather than merely reporting them.

Note: By clicking on the above link, this paper will be emailed to your TechOnline log-in address by Mentor Graphics.

 
Rate this paper
WORSE | BETTER
1 2 3 4 5

submit a paper

Mentor Graphics
   

TECH PAPER
1. Designing RF, Analog and Digital on PCB

TECH PAPER
2. Nucleus SNMP

TECH PAPER
3. User Interface Development for Embedded Systems

TECH PAPER
4. Homogenous HW/SW Debug Simplifies Adoption of Processor-Driven Tests