CMP - United Business Media TechOnline
All Articles Products Courses Papers VirtuaLabs Webinars Web



 
LoginRegister
      TechOnline > Learning >  Technical Paper
Technical Papers
Designing PCBs with High-Speed Constraints: Developing constraints

Click to Download
pdf logo
Mentor Graphics Technical Library
April 18, 2007
 

Patrick Carrier
Mentor Graphics

Today's high-speed busses, such as PCI-Express, DDR2, and Serial ATA, running at frequencies from several hundred megahertz to beyond a gigahertz, make for tight timing margins. Today's fine-geometry silicon makes for fast edge rates. Today's growing pressure for smaller and cheaper products makes for very dense PCB layouts. All of these factors necessitate high-speed analysis, and the subsequent generation of routing constraints, in order to implement a successful high-speed PCB design. This paper discusses HyperLynx from Mentor Graphics, which makes this analysis quick and easy.

Note: By clicking on the above link, this paper will be emailed to your TechOnline log-in address by Mentor Graphics.

 
Rate this paper
WORSE | BETTER
1 2 3 4 5

submit a paper
Follow Tech Papers

Mentor Graphics
   

TECH PAPER
1. An Integrated Tool Flow Supporting FPGA Prototyping and Debug

TECH PAPER
2. Object Action Language Reference Manual