CMP - United Business Media TechOnline
All Articles Products Courses Papers VirtuaLabs Webinars Web



 
LoginRegister
      TechOnline > Learning >  Technical Paper
Technical Papers
Increase Flexibility in Layer 2 Switches by Integrating Ethernet ASSP Functions Into FPGAs

Click to Download
pdf logo
White Paper
422 KB (7 pages)
February 2006
 

Altera

A Layer 2 Ethernet switch connects multiple Ethernet LAN segments. Because each port on the switch can be connected to a different LAN segment, this topology forms a larger Ethernet network. The switch stores the media access controller (MAC) address—observed in frames received through each port—to identify each network segment. Using the MAC address, the switch forwards frames from the source segment to the destination segment only, instead of forwarding the frame to all the connected ports, consequently reducing network traffic.

ASSPs for multi-port Ethernet switches are widely available from different vendors and can be used to meet the requirements of a number of applications. However, these ASSPs are designed for "typical" networking applications and do not provide a good solution for applications that require specific features, such as a configuration of an odd number of ports or a configuration of ports of varying speeds. This paper describes how, with a low-cost, programmable logic-based architecture, a Layer 2 Ethernet switch can be implemented to address these needs, increase integration, and enable highly customized solutions compared to an architecture based on ASSPs.

 
Rate this paper
WORSE | BETTER
1 2 3 4 5

submit a paper
Follow Tech Papers

Altera
   

TECH PAPER
1. Use Rowley CrossWorks and the MAXQ3120 Evaluation Kit to Create a Light Meter Application

TECH PAPER
2. System ACE Configuration Solution for Xilinx FPGAs

TECH PAPER
3. Interface Products Design Guide

TECH PAPER
4. Maintaining Data/Clock Synchronization with Spread-Spectrum EMI Reduction