CMP - United Business Media TechOnline
All Articles Products Courses Papers VirtuaLabs Webinars Web



 
LoginRegister
      TechOnline > Learning >  Technical Paper
Technical Papers
Evaluating Hardware Acceleration Strategies Using C-to-Hardware Tools

Click to Download
pdf logo
Xcell Journal Article
162 KB (3 pages)
July 2006
 

David Pellerin and Scott Thibault
Impulse Accelerated Technologies and Green Mountain Computing Systems

In this article, we'll describe the role of C-to-hardware ESL tools for iterative design exploration and interactive optimization. We'll present techniques for evaluating alternative implementations of C-language accelerators in Xilinx FPGAs and explore the relative performance of fixed- and floatingpoint FPGA algorithms.

 
Rate this paper
WORSE | BETTER
1 2 3 4 5

submit a paper

Xilinx
   

TECH PAPER
1. Use Rowley CrossWorks and the MAXQ3120 Evaluation Kit to Create a Light Meter Application

TECH PAPER
2. System ACE Configuration Solution for Xilinx FPGAs

TECH PAPER
3. Interface Products Design Guide

TECH PAPER
4. Maintaining Data/Clock Synchronization with Spread-Spectrum EMI Reduction