CMP - United Business Media TechOnline
All Articles Products Courses Papers VirtuaLabs Webinars Web



 
LoginRegister
      TechOnline > Learning >  Technical Paper
Technical Papers
An ESL Methodology for Functional Verification between Untimed C++ and RTL using SystemC

Click to Download
pdf logo
Mentor Graphics Technical Library
November 2006
 

David Burnette
Mentor Graphics

Many RTL designs are developed from C++ algorithms that have been extensively tested using a C++ testbench. The C++ testbench often represents a huge engineering effort to provide as much coverage of the algorithm as possible. Once the algorithm has been synthesized to RTL, however, a new testbench is typically written instead of using the original C++ testbench. This creates a discontinuity between the verification performed on the sequential untimed C++ algorithm and the resulting RTL. This paper describes a methodology for performing Functional Verification between the original C++ and the RTL using a C++ testbench in a SystemC framework. Such a framework enables detecting errors in the RTL due to assumptions made during the synthesis of the C++ and avoids errors introduced in re-writing the testbench at the RTL level. Topics such as datatype conversion and transaction synchronization will be covered.

Note: By clicking on the above link, this paper will be emailed to your TechOnline log-in address by Mentor Graphics.

 
Rate this paper
WORSE | BETTER
1 2 3 4 5

submit a paper

Mentor Graphics
   

TECH PAPER
1. Nucleus SNMP

TECH PAPER
2. An Integrated Tool Flow Supporting FPGA Prototyping and Debug

TECH PAPER
3. Using Strong Types in Your SystemVerilog Design and Verification