CMP - United Business Media TechOnline
All Articles Products Courses Papers VirtuaLabs Webinars Web



 
LoginRegister
      TechOnline > Learning >  Technical Paper
Technical Papers
When FPGA I/O Design Becomes a Necessity

Click to Download
pdf logo
Mentor Graphics Technical Library
June 29, 2006
 

Rick Stroot
Mentor Graphics

Design teams are being forced to implement urgent changes to unite their HDL, FPGA and PCB flows to ensure they do not negate the cost and time-to-market advantages of using programmable logic. This paper details how Mentor Graphics' and Altera's combined flow overcome the challenges of rising device complexities and higher costs when integrating programmable logic devices on the PCB.

Note: By clicking on the above link, this paper will be emailed to your TechOnLine log-in address by Mentor Graphics.

 
Rate this paper
WORSE | BETTER
1 2 3 4 5

submit a paper
Follow Tech Papers

Mentor Graphics
   

WEBINAR
1. Design Techniques for the Lowest Cost

ARTICLE
2. DSP Meets FPGA: Is Massive Parallelism Enough?

WEBINAR
3. Fit More Logic in Altera's Stratix II FPGAs Than in Xilinx's Virtex-4 FPGAs

WEBINAR
4. Advanced Design Techniques for FPGAs Seminar