CMP - United Business Media TechOnline
All Articles Products Courses Papers VirtuaLabs Webinars Web



 
LoginRegister
      TechOnline > Learning >  Technical Paper
Technical Papers
A Simulation Environment for Image Processing Architectures

Click to Download
pdf logo
White Paper
716 KB (28 pages)
December 2005
 

Harry Athanassiadis

This paper presents a technique for designing and simulating image processing chips. The paper describes how to Interface KHOROS, an image processing package with VHDL simulators, and simulate the image processing chips described in RTL VHDL.

 
Rate this paper
WORSE | BETTER
1 2 3 4 5

submit a paper
Follow Tech Papers

   

TECH PAPER
1. System ACE Configuration Solution for Xilinx FPGAs

TECH PAPER
2. Use Rowley CrossWorks and the MAXQ3120 Evaluation Kit to Create a Light Meter Application

TECH PAPER
3. Interface Products Design Guide

TECH PAPER
4. Get a Grip on Multimedia PMP Demands with the Right Processor Selection