CMP - United Business Media TechOnline
All Articles Products Courses Papers VirtuaLabs Webinars Web



 
LoginRegister
      TechOnline > Learning >  Technical Paper
Technical Papers
Five Vital Steps to a Robust Testbench with DesignWare Verification IP and Reference Verification Methodology (RVM)

Click to Download
pdf logo
White Paper
110 KB (17 pages)
July 2005
 

Charles Li and Ashesh Doshi
Synopsys

This paper shows how to start performing constrained random verification quickly and easily with DesignWare VIP and RVM. A few benefits of DesignWare VIP with RVM are described here, followed by an introduction to RVM. This supplies a background for the discussion of the five initial steps to coding a complete constrained random testbench. The concepts and techniques used in this paper are explained and demonstrated, and code examples are provided to show real application of the techniques.

This paper is mainly intended for verification engineers who want to use the DesignWare VIP models and RVM. Readers who are new to RVM can use this as a quick start. For those already familiar with RVM, the DesignWare VIP usage examples show how the RVM methodology is applied when using DesignWare VIP. Working knowledge of OpenVera and object-oriented programming is assumed.

 
Rate this paper
WORSE | BETTER
1 2 3 4 5

submit a paper

Synopsys
   

ARTICLE
1. Introduction to Assertions for Digital-Chip Verification