CMP - United Business Media TechOnline
All Articles Products Courses Papers VirtuaLabs Webinars Web



 
LoginRegister
      TechOnline > Learning >  Technical Paper
Technical Papers
Using C Based Logic Synthesis to Bridge the Productivity Gap

Click to Download
pdf logo
White Paper
489 KB (6 pages)
January 2004
 

Chris Sullivan, Alex Wilson, and Stephen Chappell
Celoxica

Digital circuits from software designs and formal executable specifications can be automatically synthesized using hardware compilation or 'C based logic synthesis.' Designs can be verified using that same formal specification and coupled with the increasing deployment of higher-level C based languages and IP reuse in hardware design and system codesign, C based logic synthesis is enabling new methodologies and levels of designer productivity. In this paper we discuss the rationale for such a synthesis approach, the required semantics and compilation technology and offer a contrast with RTL synthesis. Design examples are used to provide case studies of practical experience.

 
Rate this paper
WORSE | BETTER
1 2 3 4 5

submit a paper

Celoxica
   

ARTICLE
1. Analog Synthesis: Ready for Prime Time?

COURSE
2. Co-Design Tools for Architecting Systems-On-A-Chip

ARTICLE
3. RTL Timing Analysis: An Enabling Technology for Next-Generation Digital IC Designs

ARTICLE
4. Cracking the Analog-Design Nut