CMP - United Business Media TechOnline
All Articles Products Courses Papers VirtuaLabs Webinars Web



 
LoginRegister
      TechOnline > Learning >  Technical Paper
Technical Papers
Reducing FPGA Costs by Saving a Speed Grade

Click to Download
pdf logo
White Paper
 

Jeff Wilson
Mentor Graphics

Learn how to apply physical synthesis techniques to reduce your silicon cost by as much as 30% by saving a speed grade on your next design.

Note: By clicking on the above link, this paper will be emailed to your TechOnLine log-in address by Mentor Graphics.

 
Rate this paper
WORSE | BETTER
1 2 3 4 5

submit a paper
Follow Tech Papers

Mentor Graphics
   

TECH PAPER
1. An Integrated Tool Flow Supporting FPGA Prototyping and Debug

TECH PAPER
2. Using Strong Types in Your SystemVerilog Design and Verification