Rakesh Jain
Mentor Graphics
Some of the latest-generation FPGAs have specialized architectures that can lead to blazing fast implementations of DSP algorithms. This paper examines applications such as FIR filters, and explains RTL coding techniques for taking advantage of multiply-accumulates as well as the high-speed memory structures in Altera's new Stratix family.
Note: By clicking on the above link, this paper will be emailed to your TechOnLine log-in address by Mentor Graphics.
|
)
