Mitch Dale
Mentor Graphics

The requirements of SoC verification are expanding at a greater rate than the capabilities of verification tools. This paper proposes an innovative RTL compiler technology that could significantly enhance the verification of complex SoCs. The paper also examines other verification strategies appropriate to particular design type and topology; including hardware acceleration, software event-driven simulation, cycle-based simulation, and testbench acceleration.